Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors [0.03%]
针对多核处理器能效的基于开关电容转换器的每核动态电压频率调节
Jevtic, Ruzica; Le, Hanh-Phuc; Blagojevic et al.
Jevtic et al.
Ayinala, Manohar; Brown, Michael; Parhi et al.
Ayinala et al.
Logic Drivers: A Propagation Delay Modeling Paradigm for Statistical Simulation of Standard Cell Designs [0.03%]
逻辑驱动器：一种用于标准单元设计统计仿真的传播延迟建模范式
Olivieri, Mauro; Mastrandrea, Antonio
Olivieri
Raja, T.; Agrawal, V.D.; Bushnell et al.
Raja et al.
Fallah, F.; Liao, S.; Devadas et al.
Fallah et al.
A "Flying-Adder" frequency synthesis architecture of reducing VCO stages [0.03%]
一种减少压控振荡器级数的“飞蛇”频率合成架构
Liming Xiu, ; Zhihong You,
Liming Xiu
On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time [0.03%]
一种粗粒度可重构架构中的片上存储器层次结构，用于压缩存储空间并减少重构时间和数据访问时间。
Yansheng Wang, ; Leibo Liu, ; Shouyi Yin et al.
Yansheng Wang et al.
Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops [0.03%]
利用多位触发器实现功耗降低的有效且高效方法
Shyu, Ya-Ting; Lin, Jai-Ming; Huang et al.
Shyu et al.
Parsan, Farhad A.; Al-Assadi, Waleed K.; Smith et al.
Parsan et al.