IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014;22(6):1391-1403. doi: 10.1109/TVLSI.2013.2268548 Q23.22025

Achieving High-Performance On-Chip Networks With Shared-Buffer Routers

利用共享缓冲区路由器实现高性能片上网络

DOI: 10.1109/TVLSI.2013.2268548

摘要 查看摘要

Copyright © IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 中文内容为AI机器翻译，仅供参考！