首页 文献索引 SCI期刊 AI助手
期刊目录筛选

期刊名：Ieee transactions on very large scale integration (vlsi) systems

缩写：IEEE T VLSI SYST

ISSN：1063-8210

e-ISSN：1557-9999

IF/分区：3.2/Q2

文章目录 更多期刊信息

共收录本刊相关文章索引1430条
Clinical Trial Case Reports Meta-Analysis RCT Review Systematic Review
Classical Article Case Reports Clinical Study Clinical Trial Clinical Trial Protocol Comment Comparative Study Editorial Guideline Letter Meta-Analysis Multicenter Study Observational Study Randomized Controlled Trial Review Systematic Review
On circuit techniques to improve noise immunity of CMOS dynamic logic [0.03%]
Li Ding, ; Mazumder, P. Li Ding
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2004;12(9):910-925. DOI:10.1109/TVLSI.2004.833668 2004
Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router [0.03%]
Feng, Chaochao; Lu, Zhonghai; Jantsch et al. Feng et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013;21(6):1053-1066. DOI:10.1109/TVLSI.2012.2204909 2013
A Framework for Power-Gating Functional Units in Embedded Microprocessors [0.03%]
Roy, S.; Ranganathan, N.; Katkoori et al. Roy et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2009;17(11):1640-1649. DOI:10.1109/TVLSI.2008.2005774 2009
Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization [0.03%]
Sahu, Pradip Kumar; Shah, Tapan; Manna et al. Sahu et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014;22(2):300-312. DOI:10.1109/TVLSI.2013.2240708 2014
Fast Scan-Chain Ordering for 3-D-IC Designs Under Through-Silicon-Via (TSV) Constraints [0.03%]
Liao, Christina C.-H.; Chen, Allen W.-T.; Lin et al. Liao et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013;21(6):1170-1174. DOI:10.1109/TVLSI.2012.2204781 2013
Worst Case Noise Prediction With Nonzero Current Transition Times for Power Grid Planning [0.03%]
Hu, Xiang; Du, Peng; Weng et al. Hu et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014;22(3):607-620. DOI:10.1109/TVLSI.2013.2252210 2014
Pulsed-Latch Utilization for Clock-Tree Power Optimization [0.03%]
Lin, Hong-Ting; Chuang, Yi-Lin; Yang et al. Lin et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014;22(4):721-733. DOI:10.1109/TVLSI.2013.2252211 2014
Analysis and Design of On-Chip Decoupling Capacitors [0.03%]
Charania, Tasreen; Opal, Ajoy; Sachdev et al. Charania et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013;21(4):648-658. DOI:10.1109/TVLSI.2012.2198501 2013
Mapping Loop Structures Onto Parametrized Hardware Pipelines [0.03%]
Le Masle, Adrien; Luk, Wayne Le Masle
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014;22(3):631-640. DOI:10.1109/TVLSI.2013.2251430 2014
Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems [0.03%]
Kuang, Shiann-Rong; Wang, Jiun-Ping; Chang et al. Kuang et al.
IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013;21(11):1999-2009. DOI:10.1109/TVLSI.2012.2227846 2013