IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014;22(4):721-733. doi: 10.1109/TVLSI.2013.2252211 Q23.22025

Pulsed-Latch Utilization for Clock-Tree Power Optimization

DOI: 10.1109/TVLSI.2013.2252211

摘要 查看摘要

Copyright © IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 中文内容为AI机器翻译，仅供参考！