首页 正文

IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2013;21(6):1170-1174. doi: 10.1109/TVLSI.2012.2204781 Q23.22025

Fast Scan-Chain Ordering for 3-D-IC Designs Under Through-Silicon-Via (TSV) Constraints

Liao, Christina C.-H.; Chen, Allen W.-T.; Lin, Louis Y.-Z.; Wen, Charles H.-P.

DOI: 10.1109/TVLSI.2012.2204781

摘要 查看摘要

Copyright © IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 中文内容为AI机器翻译,仅供参考!

期刊名:Ieee transactions on very large scale integration (vlsi) systems

缩写:IEEE T VLSI SYST

ISSN:1063-8210

e-ISSN:1557-9999

IF/分区:3.2/Q2

文章目录 更多期刊信息

全文链接
引文链接
复制
已复制!
推荐内容
Fast Scan-Chain Ordering for 3-D-IC Designs Under Through-Silicon-Via (TSV) Constraints