IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2014;22(4):771-778. doi: 10.1109/TVLSI.2013.2253338 Q23.22025

Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating

数据驱动时钟门控中触发器分组的设计流程

DOI: 10.1109/TVLSI.2013.2253338

摘要 查看摘要

Copyright © IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 中文内容为AI机器翻译，仅供参考！