IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2009;17(1):92-102. doi: 10.1109/TVLSI.2008.2003164 Q23.22025

From Parallelism Levels to a Multi-ASIP Architecture for Turbo Decoding

DOI: 10.1109/TVLSI.2008.2003164

摘要 查看摘要

Copyright © IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 中文内容为AI机器翻译，仅供参考！