首页 正文

IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2012;20(6):1108-1117. doi: 10.1109/TVLSI.2011.2142202 Q23.22025

Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches

基于L1宏单元的数据缓存中保留时间和处理器频率对性能与能耗的影响

Valero, Alejandro; Sahuquillo, Julio; Lorente, Vicente; Petit, Salvador; Lopez, Pedro; Duato, José

DOI: 10.1109/TVLSI.2011.2142202

摘要 查看摘要

Copyright © IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 中文内容为AI机器翻译,仅供参考!

期刊名:Ieee transactions on very large scale integration (vlsi) systems

缩写:IEEE T VLSI SYST

ISSN:1063-8210

e-ISSN:1557-9999

IF/分区:3.2/Q2

文章目录 更多期刊信息

全文链接
引文链接
复制
已复制!
推荐内容
Impact on Performance and Energy of the Retention Time and Processor Frequency in L1 Macrocell-Based Data Caches