International journal of circuit theory and applications. 2012;aop(aop):-. doi: 10.1002/cta.1838 Q31.62025

Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates

DOI: 10.1002/cta.1838

摘要

Copyright © . 中文内容为AI机器翻译，仅供参考！