Inductive line tunneling FET using epitaxial tunnel layer with Ge-source and charge enhancement insulation
{{output}}
In this paper, we propose an inductive line tunneling FET using Epitaxial Tunnel Layer with Ge-Source and Charge Enhancement Insulation (CEI ETL GS-iTFET). The CEI ETL GS-iTFET allows full overlap between the gate and source regions, thereby enhancing the line... ...
