Single-crystalline van der Waals layered dielectric with high dielectric constant
{{output}}
The scaling of silicon-based transistors at sub-ten-nanometre technology nodes faces challenges such as interface imperfection and gate current leakage for an ultrathin silicon channel1,2. For next-generation nanoelectronics, high-mobility two-dimensional (2D)... ...
